OR-UALINK
30.5.2024 14:01:28 CEST | Business Wire | Press release
AMD, Broadcom, Cisco, Google, Hewlett Packard Enterprise (HPE), Intel, Meta and Microsoft today announced they have aligned to develop a new industry standard dedicated to advancing high-speed and low latency communication for scale-up AI systems linking in Data Centers.
Called the Ultra Accelerator Link (UALink), this initial group will define and establish an open industry standard that will enable AI accelerators to communicate more effectively. By creating an interconnect based upon open standards, UALink will enable system OEMs, IT professionals and system integrators to create a pathway for easier integration, greater flexibility and scalability of their AI-connected data centers.
The Promoter Group companies bring extensive experience creating large-scale AI and HPC solutions based on open standards, efficiency and robust ecosystem support.
Driving Scale-Up for AI Workloads
As the demand for AI compute grows, it is critical to have a robust, low-latency and efficient scale-up network that can easily add computing resources to a single instance. Creating an open, industry standard specification for scale-up capabilities will help to establish an open and high-performance environment for AI workloads, providing the highest performance possible.
This is where UALink and an industry specification becomes critical to standardize the interface for AI and Machine Learning, HPC, and Cloud applications for the next generation of AI data centers and implementations. The group will develop a specification to define a high-speed, low-latency interconnect for scale-up communications between accelerators and switches in AI computing pods.
The 1.0 specification will enable the connection of up to 1,024 accelerators within an AI computing pod and allow for direct loads and stores between the memory attached to accelerators, such as GPUs, in the pod. The UALink Promoter Group has formed the UALink Consortium and expects it to be incorporated in Q3 of 2024. The 1.0 specification is expected to be available in Q3 of 2024 and made available to companies that join the Ultra Accelerator Link (UALink) Consortium.
About Ultra Accelerator Link
Ultra Accelerator Link (UALink) is a high-speed accelerator interconnect technology that advances next-generation AI/ML cluster performance. AMD, Broadcom, Cisco, Google, HPE, Intel, Meta and Microsoft are forming an open industry standard body to develop technical specifications that facilitate breakthrough performance for emerging usage models while supporting an open ecosystem for data center accelerators.
Supporting Quotes
“The work being done by the companies in UALink to create an open, high performance and scalable accelerator fabric is critical for the future of AI. Together, we bring extensive experience in creating large scale AI and high-performance computing solutions that are based on open-standards, efficiency and robust ecosystem support. AMD is committed to contributing our expertise, technologies and capabilities to the group as well as other open industry efforts to advance all aspects of AI technology and solidify an open AI ecosystem.” – Forrest Norrod, executive vice president and general manager, Data Center Solutions Group, AMD
"Broadcom is proud to be one of the founding members of the UALink Consortium, building upon our long-term commitment to increase large-scale AI technology implementation into data centers. It is critical to support an open ecosystem collaboration to enable scale-up networks with a variety of high-speed and low-latency solutions.” – Jas Tremblay, vice president and general manager of the Data Center Solutions Group, Broadcom
“Ultra-high performance interconnects are becoming increasingly important as AI workloads continue to grow in size and scope. Together, we are committed to developing the UALink which will be a scalable and open solution available to help overcome some of the challenges with building AI supercomputers.” – Martin Lund, Executive Vice President, Common Hardware Group, Cisco
“Open standards are important to HPE as we innovate in supercomputing and increase access to systems. As a founding member of the UALink industry consortium, we look forward to contributing our expertise in high performance networking and systems, and collaborating to develop a new open standard for accelerator interconnects for the next generation of supercomputing.” – Trish Damkroger, senior vice president and general manager, HPC & AI Infrastructure Solutions, HPE
“UALink is an important milestone for the advancement of Artificial Intelligence computing. Intel is proud to co-lead this new technology and bring our expertise in creating an open, dynamic AI ecosystem. As a founding member of this new consortium, we look forward to a new wave of industry innovation and customer value delivered though the UALink standard. This initiative extends Intel’s commitment to AI connectivity innovation that includes leadership roles in the Ultra Ethernet Consortium and other standards bodies.” – Sachin Katti, SVP & GM, Network and Edge Group, Intel Corporation
“In a very short period of time, the technology industry has embraced challenges that AI and HPC have uncovered. Interconnecting accelerators like GPUs requires a holistic perspective when seeking to improve efficiencies and performance. At UEC, we believe that UALink’s scale-up approach to solving pod cluster issues complements our own scale-out protocol, and we are looking forward to collaborating together on creating an open, ecosystem-friendly, industry-wide solution that addresses both kinds of needs in the future.” – J Metz, Ph.D., Chair, Ultra Ethernet Consortium
To view this piece of content from cts.businesswire.com, please give your consent at the top of this page.
View source version on businesswire.com: https://www.businesswire.com/news/home/20240530653602/en/
About Business Wire
Subscribe to releases from Business Wire
Subscribe to all the latest releases from Business Wire by registering your e-mail address below. You can unsubscribe at any time.
Latest releases from Business Wire
Miro Announces Asia Hub in Singapore to Accelerate Growth Across the Region and Bring AI Collaboration to New Markets17.3.2026 02:00:00 CET | Press release
AI Innovation Workspace perfectly placed to help organisations maximise AI investment and accelerate innovation Miro®, the AI Innovation Workspace for teams, today announced plans to expand its operations in Asia, supporting organisations across the region in their AI transformation journey. Miro is investing in people, resources, and infrastructure as it targets growth in key markets, including Singapore, India, South Korea, and other Southeast Asia countries. As the global innovation centre of gravity shifts toward Asia – where R&D spending reached 45% of global investment in 2024 – the organisations leading this charge need tools and platforms built for the complexity and pace of modern innovation and collaboration. Miro's AI-powered innovation workspace is uniquely positioned to support this moment. Miro gives organisations the shared context layer they need to move from insight to execution faster than ever before. For Asia's most ambitious innovators, where speed-to-market and cr
IQM and Zurich Instruments Launch Real-Time Quantum Error Correction Demonstrator with NVIDIA NVQLink16.3.2026 22:24:00 CET | Press release
The demonstrator being built in this project delivers a clear path toward scalable and fault-tolerant quantum computers. The joint project integrates IQM’s superconducting quantum processor, Zurich Instruments’ ZQCS Quantum Control System, with the NVIDIA NVQLink platform to enable real-time error correction. This initiative establishes a foundation for standardized enterprise-ready quantum systems, and datacenter deployment. Today, IQM Quantum Computers and Zurich Instruments announce a joint project to build and operate a real-time quantum error correction (QEC) demonstrator, enabled by the NVIDIA NVQLink platform. This project marks a significant milestone toward scalable and fault-tolerant quantum computing designed for enterprise and datacenter deployment. This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20260316511715/en/ IQM and Zurich Instruments launch real-time quantum error correction demonstrator with NVIDIA NVQLink
Kinaxis Advances Large-Scale Supply Chain Optimization with NVIDIA AI16.3.2026 21:30:00 CET | Press release
Achieves up to 12X faster end-to-end planning performance in large-scale enterprise models Kinaxis® Inc. (TSX: KXS), a global leader in supply chain orchestration, today announced a new milestone in advancing large-scale supply chain optimization within the Kinaxis Maestro™ platform. Maestro already delivers high-performance optimization across complex global supply chains, and Kinaxis is now extending that leadership by leveraging GPU acceleration powered by NVIDIA cuOpt™ and NVIDIA AI infrastructure. As supply chains grow in scale and complexity, planning models must reconcile tens of millions of variables across extended time horizons and multiple planning levels. As model size expands, the number of potential decisions can scale into billions, dramatically increasing computational needs. Organizations are no longer constrained by insight alone. They are constrained by how quickly they can iterate. In testing on a large-scale semiconductor planning model with nearly 50 million decis
Lattice Joins NVIDIA Halos Ecosystem to Advance Safety for Physical AI with Holoscan Sensor Bridge16.3.2026 21:30:00 CET | Press release
Lattice Semiconductor (NASDAQ: LSCC), the low power programmable leader, today announced it has joined the NVIDIA Halos AI Systems Inspection Lab ecosystem, the first ANSI National Accreditation Board (ANAB) accredited inspection lab for AI-driven physical systems. Announced at the NVIDIA GTC 2026, Lattice will engage with NVIDIA and other Halos ecosystem members to build Halos-certified Holoscan Sensor Bridge-based designs for physical AI and to help shape best practices as the industry evolves. “Physical AI is rapidly moving from controlled environments into the real world, where safety, reliability, and trust are paramount,” said Raemin Wang, Vice President, Segment Marketing, Lattice Semiconductor. “Through this collaboration, Lattice looks forward to contributing our expertise in low power FPGAs and award-winning solution stacks to enable scalable, trusted physical AI systems across robotics, industrial automation, and autonomous applications.” NVIDIA Halos is a comprehensive full
Lenovo Brings Production-Scale AI to Global Sports: Enhancing Fan Experience, Driving Revenue Growth, Boosting Performance, and Improving Operational Efficiency with NVIDIA16.3.2026 21:30:00 CET | Press release
Multiyear collaboration introduces new solutions spanning Sports Intelligence, Operations, and Media & Content. At NVIDIA GTC today, Lenovo (HKSE: 992) (ADR: LNVGY) announced an expanded multiyear collaboration with NVIDIA to help the global sports industry deploy production-scale AI across mission-critical environments, transforming live data into revenue growth, operational resilience, and real-time decision advantage. The global sports technology market is projected to grow from $23 billion in 2025 to more than $60 billion by 2030. Global sports events represent some of the most complex and demanding operating environments in any industry, combining unprecedented scale, technical sophistication, and public visibility. These events engage billions of viewers worldwide, generate and process petabytes of data in real time, and require highly coordinated, distributed operations across multiple countries, all within a context where reliability, resilience, and uninterrupted performance a
In our pressroom you can read all our latest releases, find our press contacts, images, documents and other relevant information about us.
Visit our pressroom
