VERISILICON
VeriSilicon (688521.SH) today announced that it has reached a milestone achievement with its Neural Network Processor (NPU) IP integrated into over 100 million AI-enabled chips across 10 major application sectors worldwide, including Internet of Things (IoT), wearables, smart TVs, smart home, security monitoring, servers, automotive electronics, smartphones, tablets, and smart healthcare. As a global leader in embedded AI/NPU over the past seven years, VeriSilicon’s NPU IP has been successfully integrated into 128 AI SoCs supplied by 72 licensees in these varied market segments.
VeriSilicon’s NPU IP is a high-performance AI processor IP designed with a low-power, programmable, and scalable architecture. It can be easily configured to meet licensees’ requirements for chip sizes and power budgets, making it a cost-effective neural network acceleration engine. This IP also ships with extensive and mature Software Development Kit (SDK) supporting all major deep learning frameworks, ensuring fast product deployment in the market.
VeriSilicon’s latest VIP9000 series NPU IP offers scalable and high-performance processing capabilities for both Transformer and Convolutional Neural Network (CNN). Coupled with Acuity toolkits, this powerful IP supports all major frameworks including PyTorch, ONNX, and TensorFlow. Additionally, it features 4-bit quantization and compression technologies to address bandwidth constraints, facilitating the deployment of AI Generated Content (AIGC) and Large Language Model (LLM) algorithms such as Stable Diffusion and Llama 2 on embedded devices.
By leveraging VeriSilicon’s FLEXA® technology, VIP9000 can be seamlessly integrated with VeriSilicon’s Image Signal Processor (ISP) and video encoders to form low-latency AI-ISP and AI-Video subsystems without requiring DDR memory. It can be further customized to balance cost and flexibility for power- and space-constrained environments in deeply embedded applications.
“AI capability is now an essential part of every smart device across different applications, ranging from MCUs to high-performance application processors. Leveraging our expertise in Graphics Processor Unit (GPU), we have architected low-power, programmable, and scalable NPU processor IPs capable of handling various types of neural networks and computational tasks within the NPU itself. Such efficiency, combined with minimized data traffic, serves as key enablers for embedded smart devices,” said Wei-Jin Dai, Executive VP and GM of IP Division at VeriSilicon. “With the rapid advancement of AI, we have achieved a level of human-like reasoning that paves the way for intelligent human assistants. VeriSilicon is leveraging our highly efficient AI computing capabilities and vast experience in deploying over 100 million AI-enabled chips to bring server-level AIGC capabilities to embedded devices.”
About VeriSilicon
VeriSilicon is committed to providing customers with platform-based, all-around, one-stop custom silicon services and semiconductor IP licensing services leveraging its in-house semiconductor IP. For more information, please visit: www.verisilicon.com
To view this piece of content from cts.businesswire.com, please give your consent at the top of this page.
View source version on businesswire.com: https://www.businesswire.com/news/home/20240228352652/en/
About Business Wire
Subscribe to releases from Business Wire
Subscribe to all the latest releases from Business Wire by registering your e-mail address below. You can unsubscribe at any time.
Latest releases from Business Wire
Virometix AG Announces Completion of $15 Million Financing Round to Advance Development of V-212 and Next-Generation Synthetic Vaccines13.11.2025 07:00:00 CET | Press release
Virometix AG, a clinical-stage biotechnology company pioneering fully synthetic vaccines, today announced the completion of a $15 million financing round from existing shareholders. The funds will support continued clinical and development activities for V-212, Virometix’s lead serotype-independent pneumococcal vaccine candidate, currently in Phase I clinical evaluation. Proceeds from the financing will be used to: Advance the ongoing Phase I clinical trial of V-212, with topline results expected in Q1 2026. Prepare for a planned Phase Ib combination trial evaluating V-212 with an approved pneumococcal conjugate vaccine (PCV). Complete OPK assay validation to support immunogenicity and functional data read-outs. Implement platform enhancements to the company’s proprietary Synthetic Virus-Like Particle (SVLP) technology. Progress next-generation serotype-independent pneumococcal vaccine programs toward preclinical development. “This financing demonstrates the continued confidence and co
IMEC Achieves a World-record GaN Breakdown Voltage Exceeding 650 V on Shin-Etsu Chemical’s 300-mm QST™ Substrate13.11.2025 05:00:00 CET | Press release
The QSTTM substrate*1, a 300-mm GaN growth substrate that Shin-Etsu Chemical Co., Ltd. (Head Office: Tokyo; President: Yasuhiko Saitoh; hereinafter, “Shin-Etsu Chemical”) developed, has been adopted for the 300-mm GaN power device development program at IMEC*2, where sample evaluation is in progress. In the evaluation, the 5 µm-thick HEMT*3 device using a QSTTM substrate achieved a record-breaking voltage resistance exceeding 650 V for a 300mm substrate. Shin-Etsu Chemical, licensed by QROMIS, Inc. (Head office: CA, U.S.A, CEO: Cem Basceri, hereafter "QROMIS"), manufactures 150-mm and 200-mm QST™ substrates, as well as GaN-on-QST™ epitaxial substrates of various diameters. In September 2024, we started providing 300-mm QST™ samples in a joint initiative with QROMIS. Furthermore, Shin-Etsu Chemical and QROMIS have established a close partnership to provide 300-mm QST™ substrates for the state-of-the-art 300-mm CMOS fab of IMEC, which is based in Leuven, Belgium. IMEC is a 300-mm GaN pow
DBS and Ant International Enhance Strategic Partnership to Scale Innovative Cross-Border Payment and Fintech Solutions to Drive Inclusive Growth13.11.2025 04:00:00 CET | Press release
MoU signed at the Singapore Fintech Festival 2025 covers several areas of strategic cooperation to scale digital payments, strengthen connectivity and advance fintech innovationPartnership enables DBS PayLah! users to scan Alipay+ QR codes to pay at more than 150 million merchants across over 100 markets DBS and Ant International have agreed to deepen their existing strategic collaboration to jointly explore innovative payments, digitisation and fintech solutions aimed at providing more inclusive services for regional businesses of all sizes and individual consumers. This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20251112714266/en/ From left to right: Tan Su Shan, CEO of DBS, Loy Hwee Chuan, Segment Head of Telecommunications, Media & Tech, Hong Kong and GBA, DBS, Edward Yue, Alipay+ General Manager for SEA, ANZ and South Asia at Ant International, Peng Yang, CEO of Ant International The collaboration will leverage DBS’ digita
LabGenius Therapeutics Announces Poster Presentation at the ESMO Immuno-Oncology Congress 202513.11.2025 01:00:00 CET | Press release
LabGenius Therapeutics (“LabGenius”), a drug discovery company combining artificial intelligence (AI) and high-throughput experimentation to advance next-generation multispecific antibodies for solid tumours, today announced a scientific poster will be presented at the ESMO Immuno-Oncology Congress 2025, being held December 10 - 12, 2025, at the Queen Elizabeth II Centre in London, United Kingdom. LabGenius’ presentation will debut the pre-clinical in vivo efficacy (>90% tumour growth inhibition) and tolerability data for their lead asset, a highly tumour selective bispecific T-cell engager (TCE). Poster Presentation Details Title Novel Selectivity-Enhanced Bispecific T-cell Engager Utilises Avidity to Overcome On-target, Off-tumour Toxicity Date and time Wednesday, December 10, 2025, 08:00 (GMT) Poster number 309P Location The Churchill Room, Queen Elizabeth II Centre, London Bispecific TCE Overview For the selected target, LabGenius has developed a selectivity-enhanced TCE. The compa
VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP13.11.2025 01:00:00 CET | Press release
Targeting edge LLM applications, accelerating edge AI ecosystem development VeriSilicon (688521.SH) recently announced the joint launch of the Coral NPU IP with Google, targeting always-on, ultra-low-energy edge Large Language Model (LLM) applications. The IP is based on Google’s foundational research in open machine learning compilers and enhanced with AI security features, providing developers with a unified open-source platform to build a robust edge AI ecosystem. The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure. It is designed for always-on, ultra-low-energy edge AI applications, particularly for wearable devices and ambient sensing systems. The Cora
In our pressroom you can read all our latest releases, find our press contacts, images, documents and other relevant information about us.
Visit our pressroom